Flip chip packaging technology has been utilized more than 40 years ago and it still experiencing an explosives growth. This growth is driven by the need for high performance, high volume, better reliability, smaller size and lower cost of electronic consumer products. Wafer bumping is unavoidable process in flip chip packaging, thus, picking the correct bumping technology that is capable of bumping silicon wafer at high yield and a high reliability with lower cost is challenging. This paper discusses the available wafer bumping technologies for flip chip packaging. The discussion will be focused on process assembly, solder ball compatibility, design structure and lastly cost which translated to overall product costs.
PDF) Under bump metallurgy (UBM) - A technology review for flip
FLIP CHIP TECHNOLOGY McGraw-Hill Education - Access Engineering
PDF) Under bump metallurgy (UBM) - A technology review for flip
PDF] Under Bump Metallurgy (UBM)-a technology review for flip chip packaging
Solutions for 3D Integration and Advanced Packaging
PDF] Under Bump Metallurgy (UBM)-a technology review for flip chip packaging
Materials, Free Full-Text
Intermetallic compounds in 3D integrated circuits technology: a brief review. - Abstract - Europe PMC
Fci Bump Design Guide, PDF, Wafer (Electronics)
UNDER BUMP METALLURGY (UBM)-A TECHNOLOGY REVIEW FOR FLIP CHIP PACKAGING - PDF Free Download
Figure 3 from Under Bump Metallurgy (UBM)-a technology review for flip chip packaging
Interconnection in IC Assembly - ppt video online download
UNDER BUMP METALLURGY (UBM)-A TECHNOLOGY REVIEW FOR FLIP CHIP PACKAGING - PDF Free Download